summaryrefslogtreecommitdiffstats
path: root/libtoprammer/chips/microchip8/pic16f630sip6.py
diff options
context:
space:
mode:
authorMichael Buesch <m@bues.ch>2013-10-06 21:19:51 +0200
committerMichael Buesch <m@bues.ch>2013-10-06 21:19:51 +0200
commit0f2c0aa2858be1d2c94dac3b88174f3fa163a102 (patch)
tree4038ff0afcc5f92c98171899b1be5c75cb377f8e /libtoprammer/chips/microchip8/pic16f630sip6.py
parent9e52d6ccc652156c34f69b0c8e614900f7bbd0a9 (diff)
downloadtoprammer-0f2c0aa2858be1d2c94dac3b88174f3fa163a102.tar.xz
toprammer-0f2c0aa2858be1d2c94dac3b88174f3fa163a102.zip
pic: Add sip6 variants
Signed-off-by: Michael Buesch <m@bues.ch>
Diffstat (limited to 'libtoprammer/chips/microchip8/pic16f630sip6.py')
-rw-r--r--libtoprammer/chips/microchip8/pic16f630sip6.py81
1 files changed, 81 insertions, 0 deletions
diff --git a/libtoprammer/chips/microchip8/pic16f630sip6.py b/libtoprammer/chips/microchip8/pic16f630sip6.py
new file mode 100644
index 0000000..47d0c84
--- /dev/null
+++ b/libtoprammer/chips/microchip8/pic16f630sip6.py
@@ -0,0 +1,81 @@
+"""
+# TOP2049 Open Source programming suite
+#
+# Microchip PIC16F630 DIP14
+#
+# Copyright (c) 2013 Pavel Stemberk <stemberk@gmail.com>
+#
+# This program is free software; you can redistribute it and/or modify
+# it under the terms of the GNU General Public License as published by
+# the Free Software Foundation; either version 2 of the License, or
+# (at your option) any later version.
+#
+# This program is distributed in the hope that it will be useful,
+# but WITHOUT ANY WARRANTY; without even the implied warranty of
+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+# GNU General Public License for more details.
+#
+# You should have received a copy of the GNU General Public License along
+# with this program; if not, write to the Free Software Foundation, Inc.,
+# 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
+"""
+
+from microchip8_splittedPMarea import *
+
+class Chip_Pic16F630sip6(microchip8_splittedPMarea):
+ voltageVDD = 5
+ voltageVPP = 9
+
+ userIDLocationSize = 4
+ SUPPORT_EEPROMREAD = (1 << 4)
+ SUPPORT_EEPROMWRITE = (1 << 5)
+
+ CMD_BEGIN_INTERNALLY_TIMED_PROGRAMMING = 0x08
+ delayTinternalProgPM = 0.002
+ delayTinternalProgDM = 0.005
+
+ def __init__(self):
+ microchip8_splittedPMarea.__init__(self,
+ chipPackage = "DIP10",
+ chipPinVCC = 9,
+ chipPinsVPP = 10,
+ chipPinGND = 8,
+ signature="\x08\x27",
+ flashPageSize=0x400, # 1024 words
+ flashPages=1,
+ eepromPageSize=128,
+ eepromPages=1,
+ fuseBytes=2
+ )
+ self.configWordAddr = 0x2007
+ self.osccalAddr = self.flashPageSize - 1
+ # self.configWordByteAddressRange = self.configWordByteAddressRange.append((2*0xFFF, 2*0xFFF+1))
+
+fuseDesc = (
+ BitDescription(0, "FOSC[0], 0=LP, 100=INTOSC"),
+ BitDescription(1, "FOSC[1]"),
+ BitDescription(2, "FOSC[2]"),
+ BitDescription(3, "WDTE, 0=WDT disabled, 1=WDT enabled"),
+ BitDescription(4, "nPWRTE"),
+ BitDescription(5, "MCLRE"),
+ BitDescription(6, "BODEN, 0=BOD disabled"),
+ BitDescription(7, "nCP 1=program memory code protection is disabled"),
+ BitDescription(8, "nCPD, 1=data memory code protection is disabled"),
+ BitDescription(9, "Unused"),
+ BitDescription(10, "Unused"),
+ BitDescription(11, "Unused"),
+ BitDescription(12, "BG[0], Band Gap Calibration bits, 00 = Lowest band gap voltage"),
+ BitDescription(13, "BG[1]"),
+)
+
+ChipDescription(
+ Chip_Pic16F630sip6,
+ bitfile = "microchip01sip6",
+ chipID="pic16F630sip6",
+ runtimeID = (0xDE05, 0x01),
+ chipVendors="Microchip",
+ description = "PIC16F630, PIC16F676 - ICD",
+ packages = (("DIP10", ""), ),
+ fuseDesc=fuseDesc,
+ maintainer="Pavel Stemberk <stemberk@gmail.com>",
+)
bues.ch cgit interface