summaryrefslogtreecommitdiffstats
path: root/libtoprammer/chips/microchip8/pic16f1454dip14.py
diff options
context:
space:
mode:
Diffstat (limited to 'libtoprammer/chips/microchip8/pic16f1454dip14.py')
-rw-r--r--libtoprammer/chips/microchip8/pic16f1454dip14.py89
1 files changed, 89 insertions, 0 deletions
diff --git a/libtoprammer/chips/microchip8/pic16f1454dip14.py b/libtoprammer/chips/microchip8/pic16f1454dip14.py
new file mode 100644
index 0000000..b07e9ab
--- /dev/null
+++ b/libtoprammer/chips/microchip8/pic16f1454dip14.py
@@ -0,0 +1,89 @@
+"""
+# TOP2049 Open Source programming suite
+#
+# Microchip PIC16F1454 DIP14
+#
+# Copyright (c) 2013 Pavel Stemberk <stemberk@gmail.com>
+#
+# This program is free software; you can redistribute it and/or modify
+# it under the terms of the GNU General Public License as published by
+# the Free Software Foundation; either version 2 of the License, or
+# (at your option) any later version.
+#
+# This program is distributed in the hope that it will be useful,
+# but WITHOUT ANY WARRANTY; without even the implied warranty of
+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+# GNU General Public License for more details.
+#
+# You should have received a copy of the GNU General Public License along
+# with this program; if not, write to the Free Software Foundation, Inc.,
+# 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
+"""
+
+from microchip8_splittedPMarea_hasResetPC import *
+
+class Chip_Pic16F1454dip14(microchip8_splittedPMarea_hasResetPC):
+
+ nLatches = 32
+ rowSize = 32
+ nDeviceIdRevisionBits = 0
+
+ def __init__(self):
+ microchip8_splittedPMarea_hasResetPC.__init__(self,
+ chipPackage="DIP14",
+ chipPinVCC=1,
+ chipPinsVPP=4,
+ chipPinGND=14,
+ signature="\x43\x27",
+ flashPageSize=0x2000,
+ flashPages=1,
+ eepromPageSize=256,
+ eepromPages=0,
+ fuseBytes=4
+ )
+
+fuseDesc = (
+ BitDescription(0, "FOSC[0], 0=LP, 100=INTOSC"),
+ BitDescription(1, "FOSC[1]"),
+ BitDescription(2, "FOSC[2]"),
+ BitDescription(3, "WDTE[0], 00=WDT disabled, 11=WDT enabled"),
+ BitDescription(4, "WDTE[1]"),
+ BitDescription(5, "nPWRTE"),
+ BitDescription(6, "MCLRE, 1=nMCLR/Vpp pin is nMCLR, weak pull-up enabled, ignored if LVP=1 "),
+ BitDescription(7, "nCP 1=program memory code protection is disabled"),
+ BitDescription(8, "Unused"),
+ BitDescription(9, "BOREN[0], 00=BOR disabled"),
+ BitDescription(10, "BOREN[1]"),
+ BitDescription(11, "nCLKOUTEN, 0=CLKOUT is enabled on CLKOUT pin"),
+ BitDescription(12, "IESO, 0=Internal/External Switchover mode is disabled"),
+ BitDescription(13, "FCMEN, 0=Fail-Safe Clock Monitor is disabled"),
+ BitDescription(14, "NA"),
+ BitDescription(15, "NA"),
+
+ BitDescription(16, "WRT[0], 11=Write protection off"),
+ BitDescription(17, "WRT[1]"),
+ BitDescription(18, "Unused"),
+ BitDescription(19, "Unused"),
+ BitDescription(20, "CPUDIV[0], 00=No CPU system clock divide"),
+ BitDescription(21, "CPUDIV[1], 11=CPU system clock divided by 6"),
+ BitDescription(22, "USBLSCLK, 1 = USB Clock divide-by 8, (48 MHz System input clock expected)"),
+ BitDescription(23, "PLLMULT, 0=4x PLL Output Frequency is selected"),
+ BitDescription(24, "PLLEN, 1=PLL enabled"),
+ BitDescription(25, "STVREN, 1=Stack overflow or underflow will cause a reset"),
+ BitDescription(26, "BORV"),
+ BitDescription(27, "nLPBOR, 1=Low-Power BOR is disabled"),
+ BitDescription(28, "nDEBUG, 0=ICSPCLK and ICSPDAT are dedicated to the debugger"),
+ BitDescription(29, "LVP 1=Low-voltage programming enabled"),
+)
+
+ChipDescription(
+ Chip_Pic16F1454dip14,
+ bitfile="microchip01dip14dip20a",
+ chipID="pic16f1454dip14",
+ runtimeID=(0xDE09, 0x01),
+ chipVendors="Microchip",
+ description="PIC16F1454, PIC16F1455, PIC16LF1454, PIC16LF1455,",
+ packages=(("DIP14", ""),),
+ fuseDesc=fuseDesc,
+ maintainer="Pavel Stemberk <stemberk@gmail.com>",
+)
bues.ch cgit interface