summaryrefslogtreecommitdiffstats
path: root/libtoprammer/fpga/src/microchip16/microchip16dip14dip20/microchip16dip14dip20.v
diff options
context:
space:
mode:
Diffstat (limited to 'libtoprammer/fpga/src/microchip16/microchip16dip14dip20/microchip16dip14dip20.v')
-rw-r--r--libtoprammer/fpga/src/microchip16/microchip16dip14dip20/microchip16dip14dip20.v20
1 files changed, 17 insertions, 3 deletions
diff --git a/libtoprammer/fpga/src/microchip16/microchip16dip14dip20/microchip16dip14dip20.v b/libtoprammer/fpga/src/microchip16/microchip16dip14dip20/microchip16dip14dip20.v
index 28955fa..3df1c40 100644
--- a/libtoprammer/fpga/src/microchip16/microchip16dip14dip20/microchip16dip14dip20.v
+++ b/libtoprammer/fpga/src/microchip16/microchip16dip14dip20/microchip16dip14dip20.v
@@ -1,8 +1,8 @@
/*
* TOP2049 Open Source programming suite
*
- * Microchip DIP14 and DIP20 implementation
- * FPGA bottomhalf implementation
+ * Microchip header file for 16 bit MCUs
+ * FPGA Main bottomhalf implementation
*
* Copyright (c) 2013 Pavel Stemberk <stemberk@gmail.com>
*
@@ -21,8 +21,19 @@
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
*/
-`define DUT_SDIO 17
+`include "common.vh"
`include "microchip16.vh"
+
+`define DUT_SDIO 17
+
+`define DELAY42NSEC(D42NSEC) __delay_count <= (D42NSEC) - 1;//41.666 ns wait cycle if D42NSEC = 1
+
+`define CMD_SENDSIXINSTR 0
+`define CMD_SENDREGOUTINSTR 1
+`define CMD_ENTERPM 2
+`define CMD_SEND9SIXINSTR 3
+`define ENTERPM_SEQ 32'h4D434851
+
`ALL_WITHOUT_ZIF(microchip16dip14dip20, 32'hDF01, 1)
`ZIF_UNUSED(1)
@@ -75,3 +86,6 @@
`ZIF_UNUSED(48)
`BOTTOMHALF_END
+
+/* vim: filetype=verilog:shiftwidth=8:tabstop=8:softtabstop=8
+ */
bues.ch cgit interface