Toprammer - Developers guide

January 15, 2011

1 Definitions

DUT Device Under Test. The device put into the ZIF socket of the programmer

VPP Programming voltage for the DUT (usually 12V)

VCCX Supply voltage for the DUT

GND Ground for the DUT

ZIF Zero Insert Force socket of the programmer.

2 TOP2049 device hardware

The TOP2049 consists of four basic hardware parts

- USB interface (PDIUSBD12 chip)
- Microcontroller (Megawin MPC89E52A)
- FPGA (Xilinx Spartan2 XC2S15)
- VCC/GND/VPP supply circuitry

The microcontroller's job is to initialize and communicate to the FPGA and set up the VCC/GND/VPP supply circuitry. The microcontroller can receive commands via USB interface to do these things.

3 Communicating with the programmer via USB

In the "toprammer_main" module there is the "class TOP" which is used for communication with the programmer device. The class has various methods for hardware access:

3.1 cmdRequestVersion()

Reads the programmer identification and versioning string and returns it.

3.2 getBufferRegSize()

Returns the size of the "buffer register".

3.3 cmdReadBufferReg(nrBytes=all)

Reads the "buffer register" from the microcontroller. That register is used for buffering of data fetched from the FPGA. If nrBytes is not specified, it reads the whole register.

3.4 cmdReadBufferReg8()

Same as cmdReadBufferReg(), but just returns a 8bit int which was formed by the first 1 byte of the register.

3.5 cmdReadBufferReg16()

Same as cmdReadBufferReg(), but just returns a 16bit int which was formed by the first 2 bytes of the register (little endian).

3.6 cmdReadBufferReg32()

Same as cmdReadBufferReg(), but just returns a 32bit int which was formed by the first 4 bytes of the register (little endian).

3.7 cmdReadBufferReg48()

Same as cmdReadBufferReg(), but just returns a 48bit int which was formed by the first 6 bytes of the register (little endian).

3.8 cmdSetVPPVoltage(voltage)

Set VPP (programming voltage) to the specified voltage. Voltage is a floating point number.

3.9 cmdSetVCCXVoltage(voltage)

Set VCCX (DUT supply voltage) to the specified voltage. Voltage is a floating point number.

3.10 cmdLoadGNDLayout(layoutID)

Load a ZIF-socket GND-layout. You usually don't want to call this directly. Use an autogenerated layout instead.

3.11 cmdLoadVPPLayout(layoutID)

Load a ZIF-socket VPP-layout. You usually don't want to call this directly. Use an autogenerated layout instead.

3.12 cmdLoadVCCXLayout(layoutID)

Load a ZIF-socket VCC-layout. You usually don't want to call this directly. Use an autogenerated layout instead.

3.13 cmdEnableZifPullups(enable)

Enable (True) or disable (False) the pullups for all signals on the ZIF socket. Default is disabled.

3.14 cmdFPGAWrite(address, byte)

Writes a byte to the FPGA using "address" for address latching and "byte" as payload data. Note that address 0x10 is fast-tracked and uses one byte less on the USB bus. So it is potentially faster.

3.15 cmdFPGARead(address)

Reads a byte from the FPGA and puts it into the microcontroller's buffer register. "address" is used for address latching on the FPGA. The microcontroller's buffer register has an automagically incrementing pointer. So issueing several cmdFPGARead() in a row will result in all the bytes being put one after each other into the buffer register. The buffer register can hold up to 64 bytes. Reading the buffer register (cmdReadBufferReg()) will reset the automagic pointer to zero. Note that address 0x10 is fast-tracked and uses one byte less on the USB bus. So it is potentially faster.

3.16 cmdDelay(seconds)

Send a delay command to the programmer. The Programmer will perform the delay. A value up to 0.5 seconds is possible. Note that the actual value will be rounded up to the next possible wait interval value. Use this for short (microsecond or low millisecond) delays. Note that this does _not_ flush the command queue.

3.17 hostDelay(seconds)

Sends all queued commands to the device and waits for "seconds". "seconds" is a floating point number. The delay is performed on the host computer by simply not sending commands to the programmer for the time specified after flushing the command queue.

4 TX command queueing

All commands transmitted to the device are not sent immediately, but queued in software and sent later. This is done to speed up device access significantly. The command transmission queue has several flushing conditions:

- Commands can be flushed explicitely using the "flushCommands()" method of "class TOP".
- Commands are automatically flushed on cmdReadBufferReg() before reading the data from the device. This is to ensure sequential consistency of the commands.
- Commands are flushed on various voltage-layout operations.

You usually do not need to flush commands explicitely.

5 Implementing a new chip (DUT) algorithm

The reading and programming algorithms for the chips (DUTs) are separated into two parts:

- Low level FPGA bottom-half
- High level Python code top-half

The FPGA bottom-half implements the basic operations (fetching data from DUT. Writing data to DUT. etc...). It may also implement timingcritical parts of the algorithm. Everything else is implemented in the high level Python code, that lives on the other end of the USB line.

5.1 Python top-half implementation

The DUT specific top-half lives in the "chip_xxx.py" files, where xxx is the ID of the DUT. This file contains a class derived from the "Chip" class. The "Chip" class provides some basic helper methods for algorithm implementation. It also defines the interface that is to be re-implemented in the derived subclass. This interface consists of the following methods:

initializeChip() Called once on chip initialization. Reimplement this, if required.

shutdownChip() Called once on chip shutdown. Reimplement this, if required

readSignature() Read the DUT signature and return it. Reimplement this, if your DUT supports signature reading.

erase() Erase the DUT. Reimplement this, if your DUT supports electrical erasing.

readProgmem() Read the program memory and return it. Reimplement this, if your DUT has program memory and supports reading it.

writeProgmem(image) Write the program memory. Reimplement this, if your DUT has program memory and supports writing it.

readEEPROM() Read the (E)EPROM memory and return it. Reimplement this, if your DUT has (E)EPROM memory and supports reading it.

writeEEPROM() Write the (E)EPROM memory. Reimplement this, if your DUT has (E)EPROM memory and supports writing it.

readFuse() Read the Fuse memory and return it. Reimplement this, if your DUT has Fuses and supports reading them.

writeFuse() Write the Fuse memory. Reimplement this, if your DUT has Fuses and supports writing them.

readLockbits() Read the Lockbit memory and return it. Reimplement this, if your DUT has Lockbits and supports reading them.

writeLockbits() Write the Lockbit memory. Reimplement this, if your DUT has Lockbits and supports writing them.

After defining your "Chip"-derived class you need to register it. This is done by defining a ChipDescription():

```
ChipDescription(Chip_MyDevice, bitfile = "bitfileID", chipID = "myChipID")
```

The chip class (_not_ an instance of it) is passed as first parameter. The ID string of the required bitfile is past as second parameter. A chipID might also be passed. If the chipID is omitted, the bitfileID is used as chipID. There are more optional parameters to ChipDescription(). See the inline sourcecode documentation for details.

5.2 FPGA bottom-half implementation

For the FPGA part you need to get the Xilinx development suite (ISE) version 10.1 service pack 3. The "WebPACK", which is sufficient for our purposes, can be downloaded for free (as in beer) from the Xilinx homepage:

```
http://www.xilinx.com/support/download/index.htm
```

To create a new sourcecode template fileset for a new chip, go to the libtoprammer/bit/src/ subdirectory and execute the "create.sh" script:

```
./create.sh name_of_chip
```

Where "name_of_chip" is the name of the new chip. Now go to libtoprammer/bit/src/name_of_chip/ and implement the bottom-half algorithm in the name_of_chip.v Verilog file. To build the .BIT file from the Verilog sources, go to the libtoprammer/bit/ directory and execute:

```
./build.sh name_of_chip
```

(if you omit the chipname, all chips will be rebuilt).

6 Automatic layout generator

The automatic layout generator (layout_generator.py) can be used to automatically generate a VCC/VPP/GND layout. The generator will then tell you how to insert the chip into the ZIF socket. The advantage of using the autogenerator instead of hardcoding the VCC/VPP/GND connections in the chip implementation is that the autogenerated layout is portable between TOPxxxx programmers and it is much easier to implement. You do not have to search a chip position in the ZIF socket that fits the device constraints. The autogenerator will do it for you.

The chip interface of the autogenerator is embedded into "class Chip". So you don't have to work with "class LayoutGenerator" directly. You'll do it through "class Chip" instead. So let's look at "class Chip"s autogenerator interface.

The constructor (__init__()) has some autogenerator related parameters:

chipPackage This parameter is a string identifying the package type of the DUT chip. It is something like "DIP28" or "DIP40", etc... . If this parameter is passed to the constructor, the autogenerator is enabled.

chipPinVCCX This parameter is an integer specifying the VCC pin on the chip package. Note that it specifies the VCC pin on the chip package and _not_ on the ZIF socket. So if your chip datasheet tells you that VCC is on pin 8, you pass an 8 here.

chipPinsVPP This parameter is an integer or a list of integers specifying the VPP pin(s) on the chip package. Note that it specifies the VCC pin on the chip package and _not_ on the ZIF socket. So if your chip datasheet tells you that VCC is on pin 1, you pass an 1 here. If your chip needs multiple VPP voltages, just pass a list of pins. Specify all possible VPP pins here. Which pin is actually activated is decided later in applyVPP().

chipPinGND This parameter is an integer specifying the GND pin on the chip package. Note that it specifies the VCC pin on the chip package and _not_ on the ZIF socket. So if your chip datasheet tells you that VCC is on pin 5, you pass an 5 here.

After passing all parameters to the "class Chip" constructor, the autogenerator is initialized and ready to be used. The following methods can be used to apply or disable a layout:

applyVCCX(on) This method enables or disables (depending on the parameter) a layout. Enabling the layout means that the VCCX pin will be actively driven by the configured VCCX voltage. Disabling the layout will tristate the driver.

applyVPP(on,packagePinsToTurnOn) This method enables or disables (depending on the parameter) a layout. Enabling the layout means that the VPP pins will be actively driven by the configured VPP voltage. Disabling the layout will tristate the driver. The first parameter "on" is a boolean to turn ON or OFF the VPP layout. The second parameter is an optional list of package-pin-numbers specifying which VPP is turned on. If the second parameter is not passed, all possible VPPs that were specified in the constructor are turned on. The second parameter is unused, if "on=False".

applyGND(on) This method enables or disables (depending on the parameter) a layout. Enabling the layout means that the GND pins will be actively driven by GND. Disabling the layout will tristate the driver.