summaryrefslogtreecommitdiffstats
path: root/awlsimhw_rpigpio/main.pxd.in
blob: 03e33b87e6b6721ae823764cd50dcda4a5ee84ef (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
from awlsim.common.cython_support cimport *
from awlsim.core.hardware cimport *

cdef class RpiGPIO_HwInterface(AbstractHardwareInterface):
	cdef public object __RPi_GPIO
	cdef public dict __inputMap
	cdef public dict __outputMap
	cdef public list __inputList
	cdef public list __outputList
	cdef public bytearray __tmpStoreBytes

	cdef readInputs(self)
	cdef writeOutputs(self)
	cdef bytearray directReadInput(self, uint32_t accessWidth, uint32_t accessOffset)
	cdef ExBool_t directWriteOutput(self, uint32_t accessWidth, uint32_t accessOffset, bytearray data) except ExBool_val
bues.ch cgit interface