blob: 275f52566bd7cf6a0d323642cd5e91308d99e6de (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
|
#ifndef SHARED_MEMORY_H_
#define SHARED_MEMORY_H_
/* SHM (Shared Memory) offsets */
/* Host-side routing values for the SHM.
* This is only useful for the initvals */
#define HOST_SHM_UCODE 0
#define HOST_SHM_SHARED 1
#define HOST_SHM_SCRATCH 2
#define HOST_SHM_IHR 3
#define HOST_SHM_RCMTA 4
/* Macro to convert a host-SHM-address to a microcode-SHM-address.
* This also asserts that the address is word aligned. */
#define SHM(address) (((address) / 2) + \
(%assert((address & 1) == 0)))
/* Macro to convert a byte-offset into a microcode-SHM-word-offset.
* This does the same as SHM(), but is used to mark offsets that are not
* based on absolute zero, but relative. */
#define SHM_OFFSET(offset) SHM(offset)
/* BEGIN ABI: Start of the driver ABI definitions */
/* Misc variables */
#define SHM_WLCOREREV SHM(0x016) /* 802.11 core revision */
#define SHM_PCTLWDPOS SHM(0x008)
#define SHM_RXPADOFF SHM(0x034) /* RX Padding data offset (PIO only) */
#define SHM_PHYVER SHM(0x050) /* PHY version */
#define SHM_PHYTYPE SHM(0x052) /* PHY type */
#define SHM_ANTSWAP SHM(0x05C) /* Antenna swap threshold */
#define SHM_HF_LO SHM(0x05E) /* Hostflags for ucode options (low) */
#define SHM_HF_LO_ANTDIVHELP 0 /* bit0: ucode antenna div helper */
#define SHM_HF_LO_SYMW 1 /* bit1: G-PHY SYM workaround */
#define SHM_HF_LO_RXPULLW 2 /* bit2: RX pullup workaround */
#define SHM_HF_LO_CCKBOOST 3 /* bit3: 4dB CCK power boost (exclusive with OFDM boost) */
#define SHM_HF_LO_BTCOEX 4 /* bit4: Bluetooth coexistence */
#define SHM_HF_LO_GDCW 5 /* bit5: G-PHY DC canceller filter bw workaround */
#define SHM_HF_LO_OFDMPABOOST 6 /* bit6: Enable PA gain boost for OFDM */
#define SHM_HF_LO_ACPR 7 /* bit7: Disable for Japan, channel 14 */
#define SHM_HF_LO_EDCF 8 /* bit8: on if WME and MAC suspended */
#define SHM_HF_LO_TSSIRPSMW 9 /* bit9: TSSI reset PSM ucode workaround */
#define SHM_HF_LO_20IN40IQW 9 /* bit9: 20 in 40 MHz I/Q workaround (rev >= 13 only) */
#define SHM_HF_LO_DSCRQ 10 /* bit10: Disable slow clock request in ucode */
#define SHM_HF_LO_ACIW 11 /* bit11: ACI workaround: shift bits by 2 on PHY CRS */
#define SHM_HF_LO_2060W 12 /* bit12: 2060 radio workaround */
#define SHM_HF_LO_RADARW 13 /* bit13: Radar workaround */
#define SHM_HF_LO_USEDEFKEYS 14 /* bit14: Enable use of default keys */
#define SHM_HF_LO_AFTERBURNER 15 /* bit15: Afterburner enabled */
#define SHM_HF_MI SHM(0x060) /* Hostflags for ucode options (middle) */
#define SHM_HF_MI_BT4PRIOCOEX 0 /* bit0: Bluetooth 4-priority coexistence */
#define SHM_HF_MI_FWKUP 1 /* bit1: Fast wake-up ucode */
#define SHM_HF_MI_VCORECALC 2 /* bit2: Force VCO recalculation when powering up synthpu */
#define SHM_HF_MI_PCISCW 3 /* bit3: PCI slow clock workaround */
#define SHM_HF_MI_4318TSSI 5 /* bit5: 4318 TSSI */
#define SHM_HF_MI_FBCMCFIFO 6 /* bit6: Flush bcast/mcast FIFO immediately */
#define SHM_HF_MI_HWPCTL 7 /* bit7: Enable hardware power control */
#define SHM_HF_MI_BTCOEXALT 8 /* bit8: Bluetooth coexistence in alternate pins */
#define SHM_HF_MI_TXBTCHECK 9 /* bit9: Bluetooth check during transmission */
#define SHM_HF_MI_SKCFPUP 10 /* bit10: Skip CFP update */
#define SHM_HF_MI_N40W 11 /* bit11: N PHY 40 MHz workaround (rev >= 13 only) */
#define SHM_HF_MI_ANTSEL 13 /* bit13: Antenna selection (for testing antenna div.) */
#define SHM_HF_MI_BT3COEXT 13 /* bit13: Bluetooth 3-wire coexistence (rev >= 13 only) */
#define SHM_HF_MI_BTCANT 14 /* bit14: Bluetooth coexistence (antenna mode) (rev >= 13 only) */
#define SHM_HF_HI SHM(0x062) /* Hostflags for ucode options (high) */
#define SHM_HF_HI_ANTSELEN 0 /* bit0: Antenna selection enabled (rev >= 13 only) */
#define SHM_HF_HI_ANTSELMODE 1 /* bit1: Antenna selection mode (rev >= 13 only) */
#define SHM_HF_HI_MLADVW 4 /* bit4: N PHY ML ADV workaround (rev >= 13 only) */
#define SHM_HF_HI_PR45960W 11 /* bit11: PR 45960 workaround (rev >= 13 only) */
#define SHM_RFATT SHM(0x064) /* Current radio attenuation value */
#define SHM_RADAR SHM(0x066) /* Radar register */
#define SHM_PHYTXNOI SHM(0x06E) /* PHY noise directly after TX (lower 8bit only) */
#define SHM_RFRXSP1 SHM(0x072) /* RF RX SP Register 1 */
#define SHM_CHAN SHM(0x0A0) /* Current channel (low 8bit only) */
#define SHM_GCLASSCTL SHM(0x0A6) /* Value for the G-PHY classify control register */
#define SHM_BCMCFIFOID SHM(0x108) /* Last posted cookie to the bcast/mcast FIFO */
/* TSSI information */
#define SHM_TSSI_CCK_LO SHM(0x058) /* TSSI for the last 4 CCK frames (low) */
#define SHM_TSSI_CCK_HI SHM(0x05A) /* TSSI for the last 4 CCK frames (high) */
#define SHM_TSSI_OFDM_A_LO SHM(0x068) /* TSSI for the last 4 OFDM (A) frames (low) */
#define SHM_TSSI_OFDM_A_HI SHM(0x06A) /* TSSI for the last 4 OFDM (A) frames (high) */
#define SHM_TSSI_OFDM_G_LO SHM(0x070) /* TSSI for the last 4 OFDM (G) frames (low) */
#define SHM_TSSI_OFDM_G_HI SHM(0x072) /* TSSI for the last 4 OFDM (G) frames (high) */
/* TX FIFO variables */
#define SHM_TXFIFO_SIZE01 SHM(0x098) /* TX FIFO size for FIFO 0 (low) and 1 (high) */
#define SHM_TXFIFO_SIZE23 SHM(0x09A) /* TX FIFO size for FIFO 2 and 3 */
#define SHM_TXFIFO_SIZE45 SHM(0x09C) /* TX FIFO size for FIFO 4 and 5 */
#define SHM_TXFIFO_SIZE67 SHM(0x09E) /* TX FIFO size for FIFO 6 and 7 */
/* Background noise */
#define SHM_JSSI0 SHM(0x088) /* Measure JSSI 0 */
#define SHM_JSSI1 SHM(0x08A) /* Measure JSSI 1 */
#define SHM_JSSIAUX SHM(0x08C) /* Measure JSSI AUX */
/* Crypto engine */
#define SHM_DEFAULTIV SHM(0x03C) /* Default IV location */
#define SHM_NRRXTRANS SHM(0x03E) /* # of soft RX transmitter addresses (max 8) */
#define SHM_KTP SHM(0x056) /* Key table pointer */
#define SHM_TKIP_P1KEYS SHM(0x2E0) /* TKIP Phase 1 keys. */
#define SHM_KEYIDXBLOCK SHM(0x5D4) /* Key index/algorithm block. */
/* WME variables */
#define SHM_EDCFSTAT SHM(0x00E) /* EDCF status */
#define SHM_TXFCUR SHM(0x030) /* TXF current index */
#define SHM_EDCFQ SHM(0x240) /* EDCF Q info */
/* Powersave mode related variables */
#define SHM_SLOTT SHM(0x010) /* Slot time */
#define SHM_DTIMPER SHM(0x012) /* DTIM period */
#define SHM_NOSLPZNATDTIM SHM(0x04C) /* NOSLPZNAT DTIM */
/* Beacon/AP variables */
#define SHM_BTL0 SHM(0x018) /* Beacon template length 0 */
#define SHM_BTL1 SHM(0x01A) /* Beacon template length 1 */
#define SHM_BTSFOFF SHM(0x01C) /* Beacon TSF offset */
#define SHM_TIMBPOS SHM(0x01E) /* TIM B position in beacon */
#define SHM_DTIMP SHM(0x012) /* DTIP period */
#define SHM_MCASTCOOKIE SHM(0x0A8) /* Last bcast/mcast frame ID */
#define SHM_SFFBLIM SHM(0x044) /* Short frame fallback retry limit */
#define SHM_LFFBLIM SHM(0x046) /* Long frame fallback retry limit */
#define SHM_BEACPHYCTL SHM(0x054) /* Beacon PHY TX control word (see PHY TX control) */
#define SHM_EXTNPHYCTL SHM(0x0B0) /* Extended bytes for beacon PHY control (N) */
/* ACK/CTS control */
#define SHM_ACKCTSPHYCTL SHM(0x022) /* ACK/CTS PHY control word (see PHY TX control) */
/* Probe response variables */
#define SHM_PRSSID SHM(0x160) /* Probe Response SSID */
#define SHM_PRSSIDLEN SHM(0x048) /* Probe Response SSID length */
#define SHM_PRTLEN SHM(0x04A) /* Probe Response template length */
#define SHM_PRMAXTIME SHM(0x074) /* Probe Response max time */
#define SHM_PRPHYCTL SHM(0x188) /* Probe Response PHY TX control word */
/* Rate tables */
#define SHM_OFDMDIRECT SHM(0x1C0) /* Pointer to OFDM direct map */
#define SHM_OFDMBASIC SHM(0x1E0) /* Pointer to OFDM basic rate map */
#define SHM_CCKDIRECT SHM(0x200) /* Pointer to CCK direct map */
#define SHM_CCKBASIC SHM(0x220) /* Pointer to CCK basic rate map */
/* Microcode soft registers */
#define SHM_UCODEREV SHM(0x000) /* Microcode revision */
#define SHM_UCODEPATCH SHM(0x002) /* Microcode patchlevel */
#define SHM_UCODEDATE SHM(0x004) /* Microcode date */
#define SHM_UCODETIME SHM(0x006) /* Microcode time */
#define SHM_UCODESTAT SHM(0x040) /* Microcode debug status code */
#define SHM_UCODESTAT_INVALID 0
#define SHM_UCODESTAT_INIT 1
#define SHM_UCODESTAT_ACTIVE 2
#define SHM_UCODESTAT_SUSP 3 /* suspended */
#define SHM_UCODESTAT_SLEEP 4 /* asleep (PS) */
#define SHM_MAXBFRAMES SHM(0x080) /* Maximum number of frames in a burst */
#define SHM_SPUWKUP SHM(0x094) /* pre-wakeup for synth PU in us */
#define SHM_PRETBTT SHM(0x096) /* pre-TBTT in us */
/* TX header WORD(!) offsets. These are used as offsets into the TX header
* information fields in SHM for each FIFO via offset register pointer. */
#define TXHDR_MACLO SHM_OFFSET(0x00) /* MAC control lo */
#define TXHDR_MACLO_DFCS 6 /* bit6: Do not generate FCS */
#define TXHDR_MACHI SHM_OFFSET(0x02) /* MAC control hi */
#define TXHDR_FCTL SHM_OFFSET(0x04) /* Frame Control field copy */
#define TXHDR_FES SHM_OFFSET(0x06) /* TX FES Time Normal */
#define TXHDR_PHYCTL SHM_OFFSET(0x08) /* PHY control word */
#define TXHDR_PHYCTL1 SHM_OFFSET(0x0A) /* PHY control word 1 */
#define TXHDR_PHYCTL1FB SHM_OFFSET(0x0C) /* PHY control word 1 for fallback */
#define TXHDR_PHYCTL1RTS SHM_OFFSET(0x0E) /* PHY control word 1 RTS */
#define TXHDR_PHYCTL1RTSFB SHM_OFFSET(0x10) /* PHY control word 1 RTS for fallback */
#define TXHDR_PHYRATES SHM_OFFSET(0x12) /* PHY rates */
#define TXHDR_EFT SHM_OFFSET(0x14) /* Extra Frame Types */
#define TXHDR_IV SHM_OFFSET(0x16) /* IV / crypto field */
#define TXHDR_RA SHM_OFFSET(0x26) /* Frame receiver address */
#define TXHDR_FESFB SHM_OFFSET(0x2C) /* TX FES Time fallback */
#define TXHDR_RTSPLCPFB SHM_OFFSET(0x2E) /* RTS PLCP fallback */
#define TXHDR_RTSDURFB SHM_OFFSET(0x34) /* RTS duration fallback */
#define TXHDR_PLCPFB SHM_OFFSET(0x36) /* PLCP fallback */
#define TXHDR_DURFB SHM_OFFSET(0x3C) /* Duration fallback */
#define TXHDR_MIMOML SHM_OFFSET(0x3E) /* MIMO mode length */
#define TXHDR_MIMOFBRL SHM_OFFSET(0x40) /* MIMO fallback rate length */
#define TXHDR_TOLO SHM_OFFSET(0x42) /* Timeout low */
#define TXHDR_TOHI SHM_OFFSET(0x44) /* Timeout high */
#define TXHDR_MIMOAS SHM_OFFSET(0x46) /* MIMO antenna select */
#define TXHDR_PRELSZ SHM_OFFSET(0x48) /* Preload size */
#define TXHDR_UNUSED1 SHM_OFFSET(0x4A) /* Unused padding */
#define TXHDR_COOKIE SHM_OFFSET(0x4C) /* Frame ID */
#define TXHDR_STAT SHM_OFFSET(0x4E) /* Status */
#define TXHDR_RTSPLCP SHM_OFFSET(0x50) /* RTS PLCP header */
#define TXHDR_RTS SHM_OFFSET(0x56) /* RTS frame */
#define TXHDR_UNUSED2 SHM_OFFSET(0x66) /* Unused padding */
#define TXHDR_WSIZE (104 / 2) /* Header size, in words */
#define TXHDR_NR_COPY_BYTES (TXHDR_RTSPLCP * 2) /* We copy everything up to the RTS header to SHM */
/* END ABI: End of the driver ABI definitions */
#endif /* SHARED_MEMORY_H_ */
// vim: syntax=b43 ts=8
|
