.gitignore - crcgen.git - Generator for CRC HDL code (VHDL, Verilog, MyHDL)

about summary refs log tree commit diff stats

path: root/.gitignore

blob: 33375a15900230a919e27167af090314d10a67dc (plain)

1
2
3

/build/
/MANIFEST
__pycache__

bues.ch cgit interface