MANIFEST.in - crcgen.git - Generator for CRC HDL code (VHDL, Verilog, MyHDL)

summary refs log tree commit diff stats

path: root/MANIFEST.in

blob: 865c69b7fe3db3f4fc850a972aa3b0e6554ab269 (plain)

1
2
3

include COPYING
include README.rst
include crcgen_test.py

bues.ch cgit interface